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Today, onshore wind energy is regarded as a viable technology to reduce climate+
change effects and meet national renewable energy targets in Europe and around the world 
[1]. In recent years, there has been a movement to increase output from wind generation by 
exploiting the offshore wind energy resource. A typical offshore wind farm consists of two 
networks: a collection network within the wind farm and a transmission network to the 
onshore grid. In comparison to an AC collection network, a DC collection network offers a 
number of potential benefits. The use of DC can improve cable utilisation, since there is no 
charging current associated with DC power transfer as there is in AC systems. These issues 
may become of increasing importance as the capacity and area of offshore wind farms 
increase. A medium+voltage DC collection grid also has the potential to reduce losses through 
the use of medium+voltage converters and better optimisation of conversion stages. 
Additionally, a DC collection grid may reduce the size and weight of the required offshore 
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platform by replacing the heavy line+frequency transformers in an AC grid with high+ or 
medium+frequency transformers that feature in recent, advanced DC/DC converters [2+7]. 
Optimising these collection architectures presents an opportunity for significant cost and 
efficiency savings.  
Realising MVDC offshore networks requires efficient and reliable DC/DC converters 
to step up the wind generator output voltage (e.g. 5kV DC) to a level compatible with an 
efficient wide area network connection (e.g. 33kV DC). Presently, there is uncertainty 
regarding the architectures and control approaches needed to enable such high+capacity 
DC/DC power conversion, considering the limitations of available power semiconductor 
devices [8]. In such a collection network, this may require complex circuit topologies to 
achieve power sharing between multiple devices. Modular topologies, which replace a single 
high+voltage converter with a set of low+voltage converter modules, can overcome the 
limitations imposed by semiconductor voltage ratings and provide fault+tolerant operation. 
One possible solution is to use modular multilevel DC/DC converter (MMC) technology, 
which is effective in high+voltage power conversion such as HVDC applications. However, 
the effectiveness of such techniques in DC/DC converters is limited by insulation and 
isolation requirements [8+10]. Instead, a more compact and lighter design that uses a few 
modules arranged in a parallel+series topology could provide an excellent solution for 
realising scalable DC/DC converters to enable operation at the required level. Since the IPOS 
modular DC/DC converter exposes its modules to high DC voltage stresses, the use of 
insulation grading in combination with symmetrical monopole arrangement offers a practical 
method for reducing modules’ insulation requirements, without significant cost penalties or 
compromise to system modularity. 
 
,- IPOS converter topology with fullbridge DC/DC modules 
Input+parallel output+series (IPOS) connection is suitable for high input current and 
high output voltage, as required for interfacing wind turbine generators to MVDC collection 
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networks. Input+parallel connection ensures current sharing between modules, and improves 
dynamic performance and fault+tolerant operation, whilst the output+series connection of the 
high+voltage side has the capability of supporting the collection network voltage and reducing 
voltage stress per device, thereby avoiding the need for high+voltage diodes with short 
recovery times [11, 12]. Fig.1 represents a generic isolated full+bridge DC/DC converter with 
n modules and IPOS connection. Connection of multiple low+power rated modules as in an 
IPOS DC/DC converter provides an excellent solution for this application, with improved 
robustness and the possibility of fault+tolerant operation as a result of (n+k) designed 
redundancy. Such a modular structure allows even distribution of power amongst modules, 
thereby reducing thermal and electrical stresses in the switching devices and passive 
components of individual modules. Moreover, the use of power electronic building blocks 
reduces production and deployment costs [13, 14].  
In typical applications, reliable operation of the IPOS modular DC/DC converter 
requires a control mechanism that ensures equal power sharing amongst the constituent 
modules under all conditions, including cases when module components have noticeable 
mismatch [14+16]. At present, the open literature contains few publications in the field of the 
IPOS converter and its control strategy. One topology uses the same duty cycle, generated 
from one outer voltage loop and one inner current loop, for all modules [17]. Although this 
approach offers a simple control structure, it cannot ensure power sharing between modules. 
This approach is not therefore suitable for medium+voltage applications, as modules may be 
exposed to the risk of damage from over+voltages during transients. The main weaknesses of 
this approach are addressed by use of a common output voltage loop, inner current loops and 
an output voltage sharing loop to achieve power sharing for a DC/AC converter [18]. Issues 
related to fault+tolerance control are not addressed. Uniform output voltage distribution 
across several modules has been realised using an output voltage distributed control scheme 
[19], but additional circuitry is required to provide fault+tolerant performance. In this paper, 
the overall output voltage controller builds on the Lyapunov stability law to make the system 
asymptotically stable. Additionally, this paper proposes a new master+slave control scheme 
and a distributed voltage sharing controller that ensure power sharing under all operating 
conditions, including during failure of the master module. To further improve performance, 
each module has its own sawtooth carrier, phase shifted by ±360°/n from adjacent modules.  
Small+signal modelling of the IPOS DC/DC converter, based on the response of the 
converter to small perturbations, is introduced in Section 2 to enable study of the stability of 
the proposed system. The Lyapunov control design approach is introduced in Section 3. In 
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Section 4, the overall control topology with fault detection and redundancy is proposed. The 
proposed control scheme is validated using simulation and experiment under conditions of 
parameter mismatch and module failure. The main conclusions drawn from this study are 
summarised in Section 5. 
 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	
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The efficiency of each module is assumed to be 100% and there are n modules in total. 
The relationship between input and output power can be obtained for each module as (1) 
1 1
2 2
in in o o
in in o o
in inn on o
V I V I
V I V I
V I V I




=
=
⋅ ⋅ ⋅
=


 (1) 
where Vin is the DC input voltage, Iin1, Iin2, …, Iinn are the module input currents, Vo1, Vo2, …, 
Von are the module output voltages, and Io is the load current. In the steady+state condition, 
output filter inductor currents are identical except for a small ripple component. In typical 
applications modules are not identical, exhibiting inherent component mismatches such as 
differences in transformer turns+ratios, capacitances and semiconductor devices nonlinearities, 
and these may cause unequal power distribution between modules. System reliability may 
suffer because the modules that contribute a greater portion of the power are thermally 
overstressed, and this may lead to unequal voltage sharing between individual modules [20, 
21]. If output voltage sharing (OVS) is achieved, however, then, Vo1=Vo2=…=Von. 
Substituting this result for OVS into (1) gives (2). 
1 2
...
in in inn
I I I= = =  (2) 
It should be noted that input current sharing (ICS) is automatically achieved as long as 
OVS is achieved. Alternatively, if all modules share the same input current, then output 
voltage sharing is also achieved. In this paper, OVS is applied to achieve power balancing.  
The small+signal model of the proposed converter is deduced by linearising about a 
given steady+state operating point, and used to design the control scheme. The small+signal 
equivalent circuit of two IPOS connected phase+shift full+bridge converters, which builds on 
a single module converter model [15], is shown in Fig.2, where k1 and k2 are the transformer 
turns+ratios, Lr is the transformer leakage inductance, De is the effective duty cycle per 
module, and Lf1, Lf2, Cf1 and Cf2 are the filter inductances and capacitances for modules 1 and 
2 respectively. Input voltage perturbation is represented by ∆vin, input current perturbations 
for the two modules are ∆iin1 and ∆iin2 respectively, and filter inductor current and capacitor 
voltage perturbations are represented by ∆ilf1, ∆ilf2, ∆vo1 and ∆vo2 respectively. ∆d1 and ∆d2 
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are duty cycle perturbations, and ∆dv1, ∆dv2, ∆di1 and ∆di2, which respectively represent duty 
cycle perturbations due to input voltage and output current, are defined in (3).  
 
,. Smallsignal equivalent circuit of the IPOS connected twomodule system 
1 2 2
1 1
2 2
8
4
4
r e s
v v in
in o
r s
i lf
in
r s
i lf
in
L D f
d d v
k V R
L f
d i
kV
L f
d i
kV

 =  = 

  = − 


 = − 

 (3) 
To reduce the complexity of the small+signal transfer functions based on the feature of 
modularity [22], it is assumed that two modules have the same effective duty cycle, 
transformer turns+ratios, and capacitor and inductor values, i.e. k1=k2=k, Lf1=Lf2=Lf, and 
Cf1=Cf2=Cf. From Fig.2, application of Kirchhoff’s voltage and current laws yields (4). 
( )
( )
( )
( )
1 1 1
2 2 2
1 1
1 1
2
1 1
2
2 22 2 2
1
 
2
2
e in in
v i f
e in in
v i f
in
v i lf
e o
in
v i lf
e
l
o
f o
lf o
in
in
D v
d d d sL
k k
D v
d d d sL
k k
V
i v
V
i v
i
V
Vk
d d d i
D kR
k
d d d i
D kR
i

 + 

 + 


+  +  +  =

 +  +  +  =

 =  +  +  + 


 =  +  +  

 +

 (4) 
Module voltage perturbations are given by (5), which highlights the interaction between 
modules. 
1 2
1 1
1 2
2 2
1
( )
1
( )
f
o o
o lf
o
f
o
o lf
o
o
sC R
sC R
v v
v i
v v
v i
+ 
=  −


+  =  −






 (5) 
This can be rewritten as (6). 
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1 1 22 2 2 2
2 2 22 221
1 1
2 2
 
11
2 2
f o
f o f f o f
f o
f o f f o f
o lf lf
o lf lf
sC R
s C R sC s C R sC
sC R
s C R sC s C
v
R s
v
C
i i
i i
+
=  −  + +

+ = −  + 
+ +


 (6) 
Rearranging (6), the transfer function between module output voltages and currents can 
be obtained in the matrix form (7) 
1 11
22 2
1 12
21 2
lfo
lfo
G G
G G
iv
iv
    
=     
   

 

 (7) 
where 
 
(8) 
Addition of the first two equations in (4) gives (9). 
( )1 1 1 2 2
1 1
2
2 2
2 e in in
v i v
lf o l
i
f f of
D v
d d d d d d
k k
sL sL
V
i v i v
+  +  +  +  +  + 

 +  +  += 
 (9) 
Assuming that ∆vin=0, and ∆dk=0 (k=1, 2 and k≠j), the relationship between load 
voltage and duty cycle, derived from (5) and (9), is used to design the system output voltage 
PI controller. 
2
2 2
/
2 4 8
[ ] 1
o in
ovd
f r s r sj
f f f
o o
v V k
G
L L f L fd
L C s C s
R k k R

= =

+ + + +
 
(10) 
Substituting (3) and (6) into (4), assuming ∆vin=0, yields (11). 
1 2
1
1 2 2 2 2 2
2 2 2 2 2 22
1 4 1
[ ]
2 2
  
1 41
[ ]
2 2
f oi
lf l
n r s
f
f o f f o f
f oin r s
f
f o f
f
lf l
o
f
f f
C R s L f
d L s
k C R s C s k C R s C s
C R s L f
d L s
k C R s C s C R s C s
V
i
k
i
V
i i
+
 = + +  −  + +

+  = −  + + +  + +
 (11) 
Rearranging (11), the relationship between duty cycle and inductor current can be 
represented as (12), highlighting that the current controllers for each module (shown in Fig.4) 
are designed independently. 
1 11 12
2 21
1
22 2
lf
l f
g g d
g di g
i     
=       


 (12) 
where 
12
1
21
1 22 2 2
2 2
1
2
 
1
2
f o
f o f
f o f
sC R
G G
s C R sC
s C R sC
G G=
+
= =
+

 = −
 +
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2 2 2
11 22
2 2 2 2 2 2
2 2
12 21
2 2 2 2 2 2
1 4
V ( L )
2
24 4
( L ) ( L )
2 2
1
V ( )
2
24 4
( L ) ( L )
2 2
f o r s
in f
f o f
f oo r s r s
f f
f o f f o f
in
f o f
f oo r s r s
f f
f o f f o f
sC R L f
s
s C R sC k
g g
sC RR L f L f
k s s
s C R sC k s C R sC k
s C R sC
g g
sC RR L f L f
k s s
s C R sC k s C R sC k
+
+ +
+
= =
+
+ + × + +
+ +

−
+
= = −
+
+ + × + +
+ +











 
(13) 
The transfer function between module output voltage and duty cycle is given in (14), 
and provides the basis for design of the output voltage sharing controller. 
11 12
21 22
11 12 11 12 1
21 22 21 22 2
11 11 12 21 11 12 12 22 1
21 11 22 21 21 12 22 22 2
11
22
l fo
l fo
G G
G G
G G g g d
G G g g d
G g G g G g G g d
G g G g G g G g d
iv
iv
    
=     
    
     
=           
   
=  


+ +
   + +
 (14) 
The controller is then designed by considering the phase margin of the closed+loop 
system, deduced from the small+signal model of the proposed system.  
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DC/DC converters are inherently nonlinear systems whose behaviour is set by circuit 
parameters which are subject to measurement uncertainty and variation due to ageing and 
thermal effects. The outer control loop of the IPOS DC/DC converter acts to regulate the total 
output voltage achieved by the constituent modules which must operate as single composite 
converter. Established linear control techniques, such as PI control, provide a simple 
implementation. However, this approach may limit converter performance. Non+linear 
techniques may be employed which have the capability to obtain a more accurate 
representation of the system dynamic, and to provide a robust response to parameter 
variations and enhanced transient response [23]. In this paper, the output voltage controller is 
developed using the Lyapunov stability law to ensure asymptotic stability of the system [24]. 
The stability of the closed+loop system can be tested by a control+Lyapunov function, i.e. for 
a scalar smooth positive definite and radially unbounded function v(x) for control system 
( , )x f x u=  there exists u(x) such that ( ) ( , ( )) 0 0v x f x u x x
x
∂
< ∀ ≠
∂
[25]. 
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A reduced equivalent linearisation model which reduces a single full+bridge converter 
to an equivalent output filter model is employed to simplify the control design process [16]. 
The equivalent model of the IPOS DC/DC converter incorporating closed+loop output voltage 
control is presented in Fig.3 (a), which provides a linear representation of large+signal 
converter behaviour. The control input signal vc is equal to the steady+state voltage before the 
rectifier bridge (as shown in Fig.1) [16]. The control+to+output transfer function is therefore 
approximated by (15) 
2
( ) ( )2 4 1
2
( ) ( ) 1
o o
oc
c rec f f
V s V s
G
v s v s L C sπ π
= ≈ × =
+
 (15) 
where ̅rec is the average value of the voltage across the input to the LC filter tank, as shown in 
Fig.3 (a). From Fig.3 (a), and using (16) and (17) obtained from the equivalent model, the 
control variable vc is expressed in a second order transfer function of the output voltage as (18).  
1
1
1 2 1 2 1
( ) ( )
2
l f
c o c o
f f
di
v V v V
dt L Lπ π
= − = −  (16) 
1
1 1
1 1 1
( ) ( )
2
o o o
l f o l f
f f o
dV dV V
i i i
dt dt C C R
= = − = −  (17) 
4 21
( )c o o
o
f f f o
v V V
V
C L L Rπ
= − −


 (18) 
A function r e ae= +  is defined, where e is the output voltage error between output 
voltage reference vo
*
 and measured output voltage Vo, and α is an arbitrary real constant. A 
control+Lyapunov function v(x) is defined as 2
1
2
v r= , which is positive definite for all vo*Į0 
and VoĮ0. The time derivative of this function should be negative according to the Lyapunov 
stability law. To achieve a negative derivative, v  is made to equal to –bv, where b is strictly a 
positive constant. The derivative is then negative definite under all system dynamic 
conditions and the closed+loop system will be globally stable. Substituting –bv into the 
control+Lyapunov function and its derivative yields (19). 
1
( )
2
o o
v V e b e eα α∗ − + = − +    (19) 
Substituting (18) into (19) gives (20) which, when solved for vc, yields the control law 
(21). Assuming vo
*
 to be constant, oe V= −  and oe V= − . Substituting (18) into (21) yields (22).  
4 2 1
( ) ( )
2
o c o
o
f f f f f o
V v V
v e b e e
L C L C C R
α α
π
∗ + − + + = − +

    (20) 
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2
( )
4 2
f f o o
c o
f f f o
L C V V b
v v e r
L C C R
π
α∗= + + + +

   (21) 
2
( ) ( )
8 4 2 4
f f f f
c o o o o
f o
kC L C L b
v v V V V
C R
α π π π
α∗= − − + − +
 
(22) 
Notice that the first and second terms of (22) imply that a PD controller is sufficient to 
ensure stability of the overall output voltage, where ‘e’ will decay to 0 as the system output 
voltage Vo converges to its reference set point. The πVo/4 feed+forward term improves the 
start+up speed and helps to stabilise the controller. Therefore, (22) can be rewritten as (23). 
4
c p d o
v k e k e V
π
= + +  (23) 
Using the Routh+Hurwitz stability criterion	[26], the system is stable if proportional and 
derivative gains kp and kd are both positive. By designing the damping ratio and natural 
frequency from the system characteristic equation (24), the required closed+loop performance 
can be achieved.  
2
44
0
pd
f f f f
kk
s s
L C L Cπ π
+ + =  (24) 
Thus, the closed+loop output voltage controller obtained using the Lyapunov approach 
is shown in Fig.3 (b). This is compared with a linear PI output voltage closed+loop controller 
shown in Fig.3 (c) based on the small+signal model transfer function (10). The robustness of 
the Lyapunov based controller to circuit parameter variations and its superior performance 
are shown by comparing the system bandwidth of the two controllers. Fig.3 (d) shows that 
the system bandwidth achieved using PI control is 620Hz, whilst that achieved using the 
Lyapunov controller is 1.83kHz. According to the comparison, the Lyapunov controller, 
which features faster dynamic response at start+up and higher disturbance rejection capability, 
is applied to produce the main control signal ∆i (current command) to track the output 
voltage reference. The overall control system with power sharing ability and redundancy is 
described in Section 4. 
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(a) 
       
       (b)          (c) 
 
 
(d) 
,/ (a) Equivalent model for the IPOS DC/DC converter (b) Lyapunov closedloop controller 
(c) conventional PI closedloop controller (d) closedloop bandwidth comparison 
%  

	&	

'


	



The overall output voltage controller was designed using the Lyapunov approach. For 
power sharing control, the average active sharing method or master+slave sharing method is 
normally employed to provide a conventional means of solving the power sharing issue with 
mismatched components amongst the modules, and other challenging conditions such as 
inconformity of the transfer function, switching delay and discontinuity caused by the 
switching time delay, and input voltage disturbance [27]. In the master+slave control method, 
the master module is responsible for load regulation whilst the slaves ensure equal current or 
voltage sharing amongst the modules. Compared to the average active sharing method, fault+
ride+through under slave module failure may be achieved more simply using master+slave 
control, with input current and output voltage being evenly shared amongst the remaining 
healthy modules to avoid module overload that could lead to cascade failure of the entire 
system.  
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The proposed control system builds on the conventional master+slave scheme with one 
master module controlled by the PD controller to produce control signal ∆i (current command), 
and uses the procedure outlined in Section 3 to control the output voltage, (n+1) slave modules 
to produce the voltage balancing current reference quantities ∆ii (i=1, 2,…, n+1), and 
individual inner current loops for each module. The Lyapunov function is used to establish a 
structure for the load voltage controller that ensures global system stability, and has resulted 
in a PD controller. The modular output voltage controller balances the slave module output 
voltages and compensates for any disturbance by minimising the differences between the 
slave output voltages and the voltage reference signal to generate the inductor current 
contributions ∆i1, ∆i2, ∆i3 and ∆in1 through the PI controller. In this case, each slave module 
output voltage controller tracks the set+point, Vo1
*
= Vo2
*
= Vo(n1)
*
= Vo/n (under normal 
condition), with zero steady+state error. The sum of the current references 
1
1
n
i
i
i
−
=
∑  produced by 
all of the slave modules is subtracted from the current reference for the master module (the n
th
 
module in Fig.1), and ∆i is added to the current reference of each slave module. During 
steady+state operation, the integral term in the modular output voltage controller contributes 
the majority of the current demand to the inner current control loop. It should be noted, 
however, that the PD controller plays the most crucial role during start+up and other major 
transient events such as module failure. A third current control loop, which is designed 
according to (12), is added for each module in order to improve performance. The resulting 
control structure is shown in Fig.4 (a).  
The multi+module DC/DC converter has internal fault management capability, in that 
faulty modules may be bypassed in order to allow continued system operation without any 
performance degradation [28]. Such a feature is normally achievable by incorporating 
redundant modules to allow re+configuration of the power circuit and bypassing of the faulty 
modules. The modularity feature allows (n+k) redundancy, where n is the number of modules 
required to ensure that each module operates within its voltage rating, and k is the number of 
redundant modules that can be used to replace k faulty modules and maintain uninterrupted 
operation. (n+1) redundancy is introduced in this paper.  
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(a) 
 
(b) 
,0 (a) Overall control scheme and (b) flow chart for the ‘nondedicated master’ control scheme 
The modular structure facilitates identification of fault location and bypassing of the 
faulty modules. The failure of a single or multiple modules is detected by monitoring their 
output voltages and currents so that they can be compared with predefined limits such as 
[0.2Vo<Voi<0.3Vo], for i=1,...,n (n=4 in this paper). The faulty modules are isolated by 
blocking their front+end H+bridge converters and their corresponding output diode bridges are 
bypassed using a combination of bypass switches and bleed resistors to dissipate the energy 
stored in their DC+side filter capacitors. When any slave module fails, it is identified and 
bypassed while the system remains operational. In this case, the voltage reference to the slave 
modules must be changed. For an example, when ‘k’ modules from n modules have failed, 
the reference voltage for all slave modules must be changed from Vo/n to Vo/(nk). The 
commonly used master+slave scheme, however, has difficulty ensuring (n+1) redundancy in 
the event of a fault in the master module, which is a consequence of the ‘fixed master’ 
characteristic. Consequently, malfunction of the master module will lead the overall system 
failure [29]. Using such a control scheme for the modular DC/DC converter being studied is 
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less attractive from the system reliability point of view. In order to avoid system collapse, a 
‘non+dedicated master’ approach is proposed, which enables the role of ‘master’ to be 
reallocated to another healthy module when the original master module fails. Because each 
module has the ability to become a master if required, any module may malfunction without 
affecting the operation of the whole system. The failure flow graph for a four+module DC/DC 
converter is shown in Fig.4 (b). 
For an n module converter, each module is assigned with a specific numerical identifier 
between 1 and n. The control system assigns the status signal ‘0’ to a master module and ‘1’ 
to the remaining modules, which are slaves. The fault detection and protection function will 
be actived when the affected modules’ output voltages or currents are outside the predefined 
limits. When ‘k’ slave modules fail the voltage reference for the remaining healthy slave 
modules is updated to Vo/(nk). The master module will remain the same. When the master 
module fails, one of the healthy slave modules will be assigned to become the new master 
module (the module with the next counter number to the previous master module) and the 
voltage reference for the slave modules must be updated. The faulty master module must be 
isolated immediately.  

		
	
In order to assess the effectiveness of the proposed control scheme for the IPOS 
DC/DC converter, the system in Fig.5 (a) that consists of a generator connected to an 
uncontrolled diode rectifier and an IPOS DC/DC converter with rated output power of 5MW 
is simulated. Generator output voltage is 2500V at 50Hz, the medium+frequency transformer 
operates at 5kHz and has a turns+ratio of 2500:8250V, and the load voltage is maintained at 
33kV. Module 1 is initially chosen as the master module. To test the effectiveness of the 
power balancing function when parameter mismatch is considered, the following mismatches 
are assumed: +10% in module 1 transformer turns+ratio, and +10% in module 2 output filter 
capacitance. To show enhanced system reliability when the master module fails, a permanent 
short+circuit fault is applied at the output terminals of the master module (module 1) at 
t=50ms. Selected simulation results obtained for this case are summarised in Fig.5 (b) to (d). 
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(a) 
 
  (b) 
   
       (c) 
      
(d) 
,1	(a) Highpower system used in fault study (b) load voltage response (c) module output voltage 
response (d)allocation of ‘master’ and ‘slave’ roles 
Fig.5 (b) shows the converter output voltage Vo and Fig.5 (c) shows the individual 
module output voltages Vo1, Vo2, Vo3 and Vo4. Observe that in the pre+fault condition the 
proposed control scheme is able to ensure equal output voltage sharing amongst the modules, 
despite the presence of substantial parameter mismatch in various modules. Following the 
fault at t=50ms, the faulty module is isolated and the output voltages of the remaining healthy 
modules have increased to compensate the lost module (i.e. to maintain the output voltage at 
the pre+fault value). These results show that the proposed control scheme manages failure of 
the master module, whilst ensuring continuous operation and equal voltage sharing amongst 
the remaining healthy modules. Following the fault, the ‘non+dedicated master’ control 
23 Vo2, Vo3  
and Vo4 are 
superimposed	
  Module 1                     Module 2 
 
 
 
 
 
 
 
 
 
  Module 3                     Module 4 
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function reallocates the role of ‘master’ to a healthy module, which in this case is module 2. 
This process is illustrated in Fig.5 (d) which shows the signals that define the ‘master’ and 
‘slave’ status of the modules. The i
th
 module is defined as ‘master’ or ‘slave’ when di=0 or 
di=1 respectively. It can be seen that, following the fault, module 1 is deselected as ‘master’ 
module and module 2 is selected as the new ‘master’. 
	
	
	
To validate the proposed control scheme, a prototype four+module IPOS DC/DC 
converter rated at 200W was built. Its proposed control system was implemented using an 
Infinoeon Technology Tricore TC1796 microcontroller. Fig.6 and Table I resectively show 
the experimental test rig and its main parameters.  
  
,4 ISIPOS connected fullbridge DC/DC converter test rig 
%3
5	'	 EXPERIMENTAL SYSTEM PARAMETERS 
 	
DC/DC Converter Rated Power 200W 
Input DC Voltage 20V 
Number of Modules 4 
Input Capacitance Cd1=45 VF, Cd2=40 VF 
Transformer Turns Ratio T1=1:1.4, T2=1:1.2, T3=1:1.3, T4=1:1.2 
Output Inductance L1=6.8mH, L2=5mH, L3=5.9mH, L4=6.3mH 
Output Capacitance C1=160 VF, C2=160VF, C3=200VF, C4=200VF 
PWM Carrier Frequency 5kHz 
To demonstrate the robustness of the power (output voltage) sharing that the proposed 
control strategy offers, Fig.7 (a) and (b) present individual module output voltages (Vo1, Vo2, 
Vo3 and Vo4) during start+up and steady+state operation of the four+module DC/DC converter. 
Observe that the experimental output voltages of all four modules are tightly regulated during 
start+up, when the output voltage reference is ramped from 0 to 80V within 5ms, and during 
steady+state. These results are achieved despite the noticeable mismatch in the transformer 
turns+ratios, filter capacitances and inductances of the modules as detailed in Table I.  
Fig.7 (c) and (d) show selected experimental results obtained when load resistance is 
decreased to illustrate the dynamic response of the IPOS modular DC/DC converter when the 
proposed control scheme is employed. Fig.7 (c) shows that the overall output voltage (Vo) is 
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regulated exactly at the desired set+point before and after the change in load resistance, and 
that output current (Io) is increased as the load resistance is decreased. Observe that the output 
voltage and current in Fig.7 (c) and the individual module output voltages (Vo1, Vo2, Vo3 and 
Vo4) in Fig.7 (d) only exhibit minimal transients following the increase in load (decrease of 
the load resistance from 40W to 32W ).  
  
20ms/div, 20V/div 
(a) 
  
20ms/div, 20V/div 
(b) 
  
20ms/div 
(c) 
  
20ms/div, 20V/div 
(d) 
,6 Experimental results with the proposed control strategy (a) module output voltages during start
up, (b) module output voltages during steadystate (c) output voltage and current response during load transient 
(d) module output voltages during load transient 
 
  
100 ms/div, 20V/div 
(a) 
 
10 ms/div, 20V/div 
(b) 
,7 Experimental results with the proposed control strategy (a) module output voltages (b) output 
voltage response during mastermodule fault transient 
To demonstrate the fault+tolerant capability of the proposed ‘non+dedicated master’ 
control scheme, a short+circuit fault is applied at the output terminal of the master module 
(module 4 in the experimental test rig). During the pre+fault condition, the load voltage is 
Vo1  
 
Vo2  
 
 
Vo3  
 
Vo4 
Vo1  
 
 
Vo2  
 
Vo3  
 
 
Vo4 
 
 
Vo (20 V/div) 
 
 
Io (1 A/div) 
 
Vo1  
 
 
Vo2  
 
Vo3  
 
 
Vo4 
Vo1  
 
 
Vo2  
 
Vo3  
 
Vo4 
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equally shared amongst the modules. Following detection of the fault, module 4 is isolated 
and its output voltage falls to zero, as shown in Fig.8 (a). Meanwhile, the ‘non+dedicated 
master’ control function reallocates the role of master to module 1 and the output voltages of 
the remaining healthy modules are boosted to ⅓Vo to compensate for the lost contribution of 
the faulty module. Output voltage Vo is therefore maintained at its pre+fault value, after a 
short duration voltage dip, and is shared equally between the healthy modules, as shown in 
Fig.8 (b). These results show that the proposed control scheme is capable of managing a 
master module fault, whilst ensuring continuous operation of and equal voltage sharing 
amongst the remaining healthy modules. 
The dedicated master+slave control strategy can respond appropriately only to slave 
module faults. In comparison, these experimental results with the proposed ‘non+dedicated 
master’ control scheme show that it enables the converter being investigated to ride through 
fault conditions by permitting reallocation of the role of ‘master’ to a healthy module. This is 
achieved without any compromise to power sharing between the modules. However, to 
ensure the voltage and current stresses in each module, for constant load voltage, remain 
within the permissible range for continuous operation, both control strategies rely on the use 
of ‘k’ redundant modules to replace up to ‘k’ faulty modules from a total of ‘n+k’ modules. 

		
This paper presented a robust control strategy suitable for MVDC applications that 
ensures equal power sharing between modules of an IPOS modular DC/DC converter when 
modules have parameter mismatches and during failure of some modules. A comparative 
study of output voltage control approaches shows that the non+linear controller has an 
advantage over a linear PI controller in terms of improved transient response and robustness 
to parameter variations. With regard to (n+1) redundancy, in comparison to previous 
dedicated master+slave schemes which responds appropriately to slave module faults only, 
the proposed controller permits reallocation of the master role to any healthy module when 
the original master module fails. This allows fault ride+through to be achieved independent of 
fault location. The viability of the control scheme has been confirmed through simulation and 
experimentation, where the results show that the converter system being studied exploits true 
(n+1) redundancy to maintain power balance amongst the remaining healthy modules during 
internal faults. The converter topology and control strategy can be readily extended to 
converters composed from any number of modules.  
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